

# Using Shared Memory Abstractions to Design Eager Sequentializations for Weak Memory Models

Ermenegildo Tomasco<sup>1</sup>, Truc L. Nguyen<sup>1</sup>,  
**Bernd Fischer**<sup>2</sup>, Salvatore La Torre<sup>3</sup>, Gennaro Parlato<sup>1</sup>

<sup>1</sup> University of Southampton, United Kingdom

<sup>2</sup> Stellenbosch University, South Africa

<sup>3</sup> Università degli Studi di Salerno, Italy

UNIVERSITY OF  
**Southampton**



UNIVERSITEIT•STELLENBOSCH•UNIVERSITY  
jou kennisvennoot • your knowledge partner



UNIVERSITÀ DEGLI STUDI  
DI SALERNO

# How to Build Bounded Model Checkers for Concurrent Programs on the Cheap?

## Use source-to-source transformation!

Ermenegildo Tomasco<sup>1</sup>, Truc L. Nguyen<sup>1</sup>,  
**Bernd Fischer**<sup>2</sup>, Salvatore La Torre<sup>3</sup>, Gennaro Parlato<sup>1</sup>

<sup>1</sup> University of Southampton, United Kingdom

<sup>2</sup> Stellenbosch University, South Africa

<sup>3</sup> Università degli Studi di Salerno, Italy



UNIVERSITEIT•STELLENBOSCH•UNIVERSITY  
jou kennisvennoot • your knowledge partner



UNIVERSITÀ DEGLI STUDI  
DI SALERNO

# Shared Memory Concurrency



## Computational model:


- independent computation threads
- (unsynchronized) read/write access to shared memory

## Sequential consistency:

- changes to the shared memory immediately visible to all threads
- memory operations executed in program order within each thread
- relatively simple to reason about but not realistic

## Weak memory (relaxed consistency) models:

- used in practice to exploit modern hardware
- memory operations may be reordered



# Weak Memory Models (WMMs)



## Computational model:


- fast store buffers for threads
- non-deterministic synchronization with shared memory

## Total Store Order (TSO):

- one buffer per thread
- reads may overtake writes
- writes executed in order (per thread)

## Partial Store Order (PSO):

- one buffer per variable per thread
- reads may overtake writes
- writes to different variables may be reordered
- writes to the same variable executed in order (per thread)



# Bug-finding and Verification under WMMs




## Testing:

- generally ineffective for rare concurrency errors
- cannot control (hardware-level) nondeterminism added by WMMs
- needs to be complemented with symbolic analysis

# Bug-finding and Verification under WMMs

## Bounded model checking (BMC):

- concurrency handling at **formula level**




- encode threads separately
- add  $\varphi_c$  to capture thread interleaving [Sinha/Wang, POPL'11]
- extension to WMMs is natural...
  - change  $\varphi_c$  to capture extra interactions by WMM [Alglave et al., CAV'13]
- ... but intrusive, with tool lock-in

# Bug-finding and Verification under WMMs



## Sequentialization (+ BMC):

- concurrency handling at **source-code level**



- reduction to sequential programs analysis
- implemented as non-intrusive source transformation
- lazy sequentialization for effective bug-hunting


[Inverso et al., CAV'14]

# Bug-finding and Verification under WMMs



## Sequentialization (+ BMC):

- concurrency handling at **source-code level**



- reduction to sequential programs analysis
  - implemented as non-intrusive source transformation
  - lazy sequentialization for effective bug-hunting  
[Inverso et al., CAV'14]
- extension to WMMs...?
    - reduction to concurrent program analysis under SC
    - implemented as non-intrusive source transformation (based on shared memory abstractions)



# Shared Memory Abstractions (SMA)



## Practical perspective

- software-level API to encapsulate all shared memory operations:

`read(v, t)`      `write(v, val, t)`


`create(f, t)`   `join(t', t)`

`lock(m, t)`      `unlock(m, t)`


`fence(t)`      ...

thread id

- rewrite program over SMA:

`x=y+z;`  `y1=read(y, t);`  
`z1=read(z, t);`  
`write(x, y1+z1, t);`

- plug-in implementations for different memory semantics (SC, TSO, PSO)



# Shared Memory Abstractions (SMA)



## Theoretical perspective

- program  $P = C \mid M$  is **labelled transition system**
    - labelled with / synchronized via signature of SMA  $\Sigma_{\text{SMA}}$
    - $C$  **control-flow transition system** (i.e., threads)
    - $M$  **SMA transition system**
  - $L$  **thread-asynchronous**
    - $\Leftrightarrow$  all words  $\alpha$  have same per-thread projection  $\pi(\alpha)$
  - $L^\#$  **thread-asynchronous closure**
  - $L_1 \sim L_2$  **thread-wise equivalent**
    - $\Leftrightarrow \alpha \in L_1$  implies  $\alpha' \in L_2$  s.t.  $\pi(\alpha) = \pi(\alpha')$
- $\Rightarrow$  thread-asynchronous and thread-wise equivalence preserve per-thread order but “factor out” interleavings

from each thread's perspective:  
all words are the same

$L_1$  and  $L_2$  contain same words  
(modulo per-thread projection)

# Shared Memory Abstractions (SMA)



## Theoretical perspective

- **Theorem:** If  $L(M)$  is thread-asynchronous and  $L(C_1) \sim L(C_2)$ , then an error is reachable in  $C_1 \mid M$  iff it is reachable in  $C_2 \mid M$ .

If  $M$  is thread-asynchronous, we can re-arrange thread interleavings without breaking the verification procedure.

- **Theorem:** If  $L(M_1) = L(M_2)^\#$ , then an error is reachable in  $C \mid M_1$  iff it is reachable in  $C \mid M_2$ .

We can replace a memory model by a thread-asynchronous SMA without breaking the verification procedure.




# (Bounded) Verification with SMAs

Guess **memory unwinding**

= data structure(s) to store **sequence of writes** over  $\Sigma_{\text{SMA}}$

– naïve: array of (var, val, thread) triples

**Assume-guarantee reasoning:**



$t_1$

**assumes:**  
MU writes of other threads

**guarantees:**  
its own MU writes

$\wedge$

$t_2$

**assumes:**  
MU writes of other threads


**guarantees:**  
its own MU writes

# (Bounded) Verification with SMAs



Check assume-guarantee condition for each thread:

- for each **write**:
  - get next write for thread id
  - check right variable
  - check right value
- ensure all writes are matched
- for each **read**:
  - pick value from write in **right range**




depends on memory model

# Individual Memory-Location Unwinding (IMU)

Alternative representation of writes (for now for SC):

array of (thread, value, timestamp) triples per variable




+ array to “link” writes of each thread in temporal order

$$\text{thr\_next\_write}[v][t][i] = \begin{cases} \text{index of next write of } t \text{ to } v \text{ after } i \\ W \text{ (if no more writes)} \end{cases}$$

# Individual Memory-Location Unwinding (IMU)

Alternative representation of writes (for now for SC):

array of (thread, value, timestamp) triples per variable



+ array to "link" writes of each thread in temporal order

$$\text{thr\_next\_write}[v][t][i] = \begin{cases} \text{index of next write of } t \text{ to } v \text{ after } i \\ W \text{ (if no more writes)} \end{cases}$$

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}
```

```
uint jump(uint v, uint t){
    uint j = *; // non-deterministic choice
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v])
            && (j < thr_next_write[v][k][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```



# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}
```

pick index in range and  
return value from v-LU

```
uint jump(uint v, uint t){
    uint j = *; // non-deterministic choice
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v])
            && (j < thr_next_write[v][k][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}

uint jump(uint v, uint t){
    uint j = *; // non-deterministic choice
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v])
            && (j < thr_next_write[v][k][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```

pick index in range and return value from v-LU

current position of thread in v-LU (updated by write)

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}

uint jump(uint v, uint t){
    uint j = *; // non-deterministic choice
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v])
            && (j < thr_next_write[v][k][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```

pick index in range and return value from v-LU

current position of thread in v-LU (updated by write)

current time stamp of t (updated by read and write)

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}

uint jump(uint v, uint t){
    uint j = *;
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v])
            && (j < thr_next_write[v][k][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```

pick index in range and return value from v-LU

current position of thread in v-LU

can't read beyond last write to v (computed from guess)

current time stamp of t (updated by read and write)

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}

uint jump(uint v, uint t){
    uint j = *;
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v][t])
            && (j < thr_next_write[v][k][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```

pick index in range and return value from v-LU

current position of thread in v-LU

can't read beyond last write to v (correct)

can't read beyond next write by t to v (guessed at start)

current time stamp of t (updated by read and write)

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}

uint jump(uint v, uint t){
    uint j = *;
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v][t])
            && (j < thr_next_write[v][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}
```

pick index in range and return value from v-LU

current position of thread in v-LU

can't read beyond last write to v (compatible)

can't read beyond next write by t to v

next write by anyone to v must be after current time stamp of t

current time stamp of t (updated by read and write)

# (Bounded) Verification with IMU-based SC SMAs

Implementation of read (see paper for write):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    return (val[v][jump(v, t)]);
}

uint jump(uint v, uint t){
    uint j = *;
    uint k = thr_pos[v][t];
    assume( (j <= last_write[v][t])
            && (j < thr_next_write[v][t])
            && (ts[v][j+1] > cur_ts[t]) );
    cur_ts[t] = (ts[v][j] > cur_ts[t]) ? ts[v][j] : cur_ts[t];
    return j; // return if compatible with IMU
}


// current position of thread in v-LU
// can't read beyond last write to v (compatible with IMU)
// can't read beyond next write by t to v
// next write by anyone to v must be after current time stamp of t
// current time stamp of t (updated by read and write)
// pull current time stamp up to picked write
```

# IMU implementation for TSO



Optimized representation of writes for TSO/PSO:

array of (thread, value, timestamp, **timestamp**) quadruples per variable





# IMU implementation for TSO




Optimized representation of writes for TSO/PSO:

array of  
per variable

timestamp of write  
into buffer

timestamp, **time**

timestamp of update  
into shared memory



⇒ no explicit representation of buffers required!

# (Bounded) Verification with IMU-based TSO SMAs

Implementation of read (see paper for write and fence):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    uint j = *;
    uint k = thr_pos[v][t];
    uint nxt_write = thr_next_write[v][k][t];
    uint fst_write = thr_next_write[v][0][t];
    assume( (j >= cur_ts[t])
            && (j < bts[v][nxt_write]) );
    cur_ts[t] = j;
    if( fst_write <= k && ts[v][k] > cur_ts[t] )
        return val[v][k];
    return read_SC(v, t);
}
```

# (Bounded) Verification with IMU-based TSO SMAs

Implementation of read (see paper for write and fence):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    uint j = *;
    uint k = thr_pos[v][t];
    uint nxt_write = thr_next_write[v][t],
    uint fst_write = thr_next_write[v][t],
    assume( (j >= cur_ts[t])
            && (j < bts[v][nxt_write]) );
    cur_ts[t] = j;
    if( fst_write <= k && ts[v][k] > cur_ts[t] )
        return val[v][k];
    return read_SC(v, t);
}
```

randomly increase t's timestamp  
(but not beyond next write to buffer)  
to model buffer flushing into memory

# (Bounded) Verification with IMU-based TSO SMAs

Implementation of read (see paper for write and fence):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    uint j = *;
    uint k = thr_pos[v][t];
    uint nxt_write = thr_next_write[v][t];
    uint fst_write = thr_next_write[v][t-1];
    assume( (j >= cur_ts[t])
            && (j < bts[v][nxt_write]) );
    cur_ts[t] = j;
    if( fst_write <= k && ts[v][k] > cur_ts[t] )
        return val[v][k];
    return read_SC(v, t);
}
```

randomly increase t's timestamp  
(but not beyond next write to buffer)  
to model buffer flushing into memory

return buffered value  
if not yet flushed

# (Bounded) Verification with IMU-based TSO SMAs

Implementation of read (see paper for write and fence):

```
int read(uint v, uint t){
    if(is_terminated(t)) return 0;
    uint j = *;
    uint k = thr_pos[v][t];
    uint nxt_write = thr_next_write[v][t];
    uint fst_write = thr_next_write[v][t-1];
    assume( (j >= cur_ts[t])
            && (j < bts[v][nxt_write]) );
    cur_ts[t] = j;
    if( fst_write <= k && ts[v][k] > cur_ts[t] )
        return val[v][k];
    return read_SC(v, t);
}
```

randomly increase t's timestamp  
(but not beyond next write to buffer)  
to model buffer flushing into memory

return buffered value  
if not yet flushed

else perform SC read

# **(Bounded) Verification with IMU-based PSO SMAs**

Changes required to write, to reflect FIFO per variable instead of entire buffer

⇒ SMA implementation becomes simpler!

(See paper for details)

# Experimental Evaluation



Compared IMU-SMA implementation in CSeq with

- Lazy-SMA (also implemented CSeq) [Tomasco et al., FMCAD'16]
- CBMC (uses formula representation) [Alglave et al., CAV'13]
- Nidhugg (stateless MC with DPOR) [Abdulla et al., TACAS'15]

Benchmarks:

- mutual exclusion (really simple...)
- SV-COMP concurrency (simple)
- industrial-ish code (medium)
- safestack (concurrent data structure, really hard...)

# Experimental Evaluation - Results



	I.o.c.	parameters					TSO runtime (s)					PSO runtime (s)						
		unwind	W	U	M	bitwidth	bug?	files	IMU-CSeq	LazySMA	CBMC	NIDHUGG	bug?	files	IMU-CSeq	LazySMA	CBMC	NIDHUGG
dekker	52	1	2	0	0	5	●	1	0.76	0.77	0.29	<b>0.04</b>	●	1	0.76	0.75	0.25	<b>0.05</b>
lamport	78	1	2	0	0	5	●	1	0.97	0.88	0.31	<b>0.05</b>	●	1	0.97	0.88	0.29	<b>0.05</b>
peterson	40	1	3	0	0	5	●	1	0.67	0.66	0.26	<b>0.04</b>	●	1	0.68	0.65	0.25	<b>0.04</b>
szymanski	57	1	3	0	0	5	●	1	0.84	0.81	0.34	<b>0.07</b>	●	1	0.84	0.80	0.32	<b>0.04</b>
fib_longer_unsafe	30	6	7	0	0	10	●	1	<b>2.10</b>	6.47	8.19	94.84	●	1	2.50	6.51	<b>1.69</b>	135.45
fib_longer_safe	30	6	7	0	0	10		1	<b>4.75</b>	9.78	22.5	t.o.		1	<b>3.90</b>	8.82	31.8	t.o.
pgsql	47	1	2	0	0	5		1	1.92	2.03	<b>0.03</b>	0.07	●	1	0.69	0.65	0.22	<b>0.04</b>
parker	110	1	2	0	0	5	●	1	1.22	1.68	0.31	<b>0.05</b>	●	1	1.21	2.19	0.28	<b>0.05</b>
stack_unsafe	110	2	2	1	2	5	●	1	1.46	1.50	0.41	<b>0.05</b>	●	1	1.44	1.49	0.35	<b>0.05</b>
litmus_safe	-	1	6	1	0	10		5526	1.20	1.26	<b>0.17</b>	2.35		4835	1.06	1.22	<b>0.15</b>	6.65
litmus_unsafe	-	1	6	1	0	10	●	277	1.67	1.27	<b>0.16</b>	3.86	●	968	1.28	1.26	<b>0.12</b>	1.58
safestack	83	3	10	7	2	5	●	1	<b>207.4</b>	1474.6	t.o.	t.o.	●	1	<b>1013.3</b>	1207.3	t.o.	t.o.

- Nidhugg best for most simple benchmarks
  - except litmus (submitted by CBMC team)
  - SMA implementations pay small performance penalty (mostly from source-to-source transformations)
- SMA implementation shine on harder examples
  - IMU-SMA (slightly) outperforms Lazy-SMA





# Conclusions

- first source-level handling of TSO and PSO suitable for eager SC backends
  - complements Lazy-SMA
  - more evidence that sequentialization and SMAs are good frameworks
- implementation is competitive

# Future Work

- extension to POWER (and other WMMs)
- application to message passing
  - write → send, read → receive
- application to other languages (Java?)

**Shameless plug...**



**ICTAC 2018 – International Colloquium  
on Theoretical Aspects of Computing**

**Stellenbosch, early/mid October 2018**